Abstract
A low noisy graphic digitizer is composed of an AGC, ADC, and PLL. In order to satisfy the specification of triple channel UXGA compatible TFT LCD panels, novel techniques and algorithms are proposed. It has been fabricated with a 5 metal 0.25um CMOS technology. The chip area is about 3.6 mm × 3.2 mm with 520mW power dissipation at 2.5V power supply. The maximum jitter noise of the PLL is about 10ps at 230MHz clock speed. The INL and DNL of the ADC are within 1LSB.
| Original language | English |
|---|---|
| Pages (from-to) | 4-5 |
| Number of pages | 2 |
| Journal | Digest of Technical Papers - IEEE International Conference on Consumer Electronics |
| DOIs | |
| State | Published - 2001 |
| Event | 2001 Digest of Technical Papers -International Conference on Consumer Electronics - Los Angeles, CA, United States Duration: 19 Jun 2001 → 21 Jun 2001 |
Fingerprint
Dive into the research topics of 'A low noisy triple channel graphic digitizer for UXGA compatible TFT LCD panels'. Together they form a unique fingerprint.Cite this
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver