@inproceedings{81bc7d238375476799cc905e919687e2,
title = "Design of a novel 3.3 v CMOS logarithmic amplifier with a two step linear limiting architecture",
abstract = "In this paper, we discuss the VLSI design of a logarithmic amplifier (LA) for wide dynamic range and high sensitivity radar systems. In general, an LA consists of an input stage, a logarithmic stage, and an output stage. In order to give a much wider dynamic range and a higher speed than the conventional LA, a new type of two-step linear limiting architecture is proposed in the logarithmic stage. Two kinds of simple attenuators, designed with resistors, and a 30 dB middle amplifier are inserted in the middle of the proposed architecture to reduce the complexity and to increase the input dynamic range. It is fabricated on the basis of 0.35 μm standard CMOS technology. The effective chip area is 1310 μm x 1540 μm, and shows a power consumption of 90 mW at 3.3 V supply voltage. Through simulation and measurements, it is verified that it shows the characteristics of 72 dB dynamic range and 50 ns pulse response.",
keywords = "Attenuators, CMOS technology, Dynamic range, Energy consumption, Pulse measurements, Radar, Resistors, Semiconductor device measurement, Very large scale integration, Voltage",
author = "Sooyeon Kim and Minkyu Song",
note = "Publisher Copyright: {\textcopyright} 2002 IEEE.; Asia-Pacific Conference on Circuits and Systems, APCCAS 2002 ; Conference date: 28-10-2002 Through 31-10-2002",
year = "2002",
doi = "10.1109/APCCAS.2002.1114922",
language = "English",
series = "IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "131--134",
booktitle = "Proceedings - APCCAS 2002",
address = "United States",
}