Design of a novel 3.3 v CMOS logarithmic amplifier with a two step linear limiting architecture

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

1 Scopus citations

Abstract

In this paper, we discuss the VLSI design of a logarithmic amplifier (LA) for wide dynamic range and high sensitivity radar systems. In general, an LA consists of an input stage, a logarithmic stage, and an output stage. In order to give a much wider dynamic range and a higher speed than the conventional LA, a new type of two-step linear limiting architecture is proposed in the logarithmic stage. Two kinds of simple attenuators, designed with resistors, and a 30 dB middle amplifier are inserted in the middle of the proposed architecture to reduce the complexity and to increase the input dynamic range. It is fabricated on the basis of 0.35 μm standard CMOS technology. The effective chip area is 1310 μm x 1540 μm, and shows a power consumption of 90 mW at 3.3 V supply voltage. Through simulation and measurements, it is verified that it shows the characteristics of 72 dB dynamic range and 50 ns pulse response.

Original languageEnglish
Title of host publicationProceedings - APCCAS 2002
Subtitle of host publicationAsia-Pacific Conference on Circuits and Systems
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages131-134
Number of pages4
ISBN (Electronic)0780376900
DOIs
StatePublished - 2002
EventAsia-Pacific Conference on Circuits and Systems, APCCAS 2002 - Denpasar, Bali, Indonesia
Duration: 28 Oct 200231 Oct 2002

Publication series

NameIEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS
Volume1

Conference

ConferenceAsia-Pacific Conference on Circuits and Systems, APCCAS 2002
Country/TerritoryIndonesia
CityDenpasar, Bali
Period28/10/0231/10/02

Keywords

  • Attenuators
  • CMOS technology
  • Dynamic range
  • Energy consumption
  • Pulse measurements
  • Radar
  • Resistors
  • Semiconductor device measurement
  • Very large scale integration
  • Voltage

Fingerprint

Dive into the research topics of 'Design of a novel 3.3 v CMOS logarithmic amplifier with a two step linear limiting architecture'. Together they form a unique fingerprint.

Cite this