Fast and compact simulation models for a variety of FET nano devices by the CMOS EKV equations

T. Serrano-Gotarredona, B. Linares-Barranco, G. Agnus, V. Derycke, J. P. Bourgoin, F. Alibart, D. Vuillaume, J. Sohn, J. Bendall, M. E. Welland, C. Gamrat

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

In this paper we explore the possibility of using the equations of a well known compact model for CMOS transistors as a parameterized compact model for a variety of FET based nano-technology devices. This can turn out to be a practical preliminary solution for system level architectural researchers, who could simulate behaviourally large scale systems, while more physically based models become available for each new device. We have used a four parameter version of the EKV model equations and verified that fitting errors are similar to those when using them for standard CMOS FET transistors. The model has been used for fitting measured data from three types of FET nano-technology devices obeying different physics, for different fabrication steps, and under different programming conditions.

Original languageEnglish
Title of host publication2009 9th IEEE Conference on Nanotechnology, IEEE NANO 2009
Pages691-694
Number of pages4
StatePublished - 2009
Event2009 9th IEEE Conference on Nanotechnology, IEEE NANO 2009 - Genoa, Italy
Duration: 26 Jul 200930 Jul 2009

Publication series

Name2009 9th IEEE Conference on Nanotechnology, IEEE NANO 2009

Conference

Conference2009 9th IEEE Conference on Nanotechnology, IEEE NANO 2009
Country/TerritoryItaly
CityGenoa
Period26/07/0930/07/09

Keywords

  • Circuit simulation
  • EKV equations
  • Nano-technology
  • User modelling

Fingerprint

Dive into the research topics of 'Fast and compact simulation models for a variety of FET nano devices by the CMOS EKV equations'. Together they form a unique fingerprint.

Cite this