Investigation on the RRAM overshoot current suppression with circuit simulation

Suyun Bang, Sungjun Kim, Min Hwi Kim, Tae Hyeon Kim, Dong Keun Lee, Byung Gook Park

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

In this paper, we have simulated how the overshoot current in the Resistive-switching Random Access Memory (RRAM) cell is generated and whether the integrated transistor can effectively suppress the overshoot current that can cause degradation of cell endurance. We propose a CMOS-friendly 1T1R fabrication process and proceed with circuit simulation using the process parameters. The simulation shows that the internal transistor effectively prevent RRAM overshoot current and be capable of controlling the compliance current.

Original languageEnglish
Title of host publication2017 Silicon Nanoelectronics Workshop, SNW 2017
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages81-82
Number of pages2
ISBN (Electronic)9784863486478
DOIs
StatePublished - 29 Dec 2017
Event22nd Silicon Nanoelectronics Workshop, SNW 2017 - Kyoto, Japan
Duration: 4 Jun 20175 Jun 2017

Publication series

Name2017 Silicon Nanoelectronics Workshop, SNW 2017
Volume2017-January

Conference

Conference22nd Silicon Nanoelectronics Workshop, SNW 2017
Country/TerritoryJapan
CityKyoto
Period4/06/175/06/17

Fingerprint

Dive into the research topics of 'Investigation on the RRAM overshoot current suppression with circuit simulation'. Together they form a unique fingerprint.

Cite this