More discussions on intrinsic frequency detection capability of full-rate linear phase detector in clock and data recovery

Research output: Contribution to journalArticlepeer-review

2 Scopus citations

Abstract

The full-rate linear phase detector (PD) has not only phase detection capability but also single-sided frequency detection capability intrinsically. Previously, this fact has been discovered by researching the phase and frequency characteristics of the combined full-rate linear PD and charge pump (CP) under the condition that the ratio of the received data frequency (fDATA) and the recovered clock frequency (fCLK) is set as an integer number. In this paper, for completeness of the theory, the phase and frequency characteristics of the combined full-rate linear PD and CP are studied again while the ratio of fDATA and fCLK is set as a general rational number. Additionally, theoretical analyses of the lock-in range and the lock time of the referenceless single-loop clock and data recovery (CDR) including the full-rate linear PD are newly developed and verified. The calculated lock times by the analysis results agree well with the measured lock times from the MATLAB Simulink simulations.

Original languageEnglish
Article number93
JournalElectronics (Switzerland)
Volume7
Issue number6
DOIs
StatePublished - 8 Jun 2018

Keywords

  • Clock and data recovery
  • CMOS integrated circuits
  • Frequency detection capability
  • Linear phase detector

Fingerprint

Dive into the research topics of 'More discussions on intrinsic frequency detection capability of full-rate linear phase detector in clock and data recovery'. Together they form a unique fingerprint.

Cite this