Power optimization for data compressors based on a window detector in a 54 54 bit multiplier

Currently, a typical 54×54 bit multiplier is composed of a parallel structured architecture with the encoder block to implement the Modified Booth's algorithm [l], a block to implement the data compression [2], and a 108-bit Carry Look-Ahead (CLA) adder. The key idea in the present paper is a power optimization for the data compressors based on a Window Detector. The role of the Window Detector is detecting the input data, activating a selected operation unit, choosing the optimized output data, and driving the next stae. It can reduce the power consumption drastically because only one selected operation unit (a Window) is activated. The power consumption of the proposed data compressors is reduced by about 33%, compared with that of the conventional multiplier [3]; while the propagation delay is nearly same as that of the conventional one. Furthermore, the power consumption dependent on the input data transition is shown for both the static CMOS logic and the nMOS pass transistor logic.