PU-Based ECC Decode Unit for Efficient Massive Data Reception Acceleration

Jisu Kwon, Moon Gi Seok, Daejin Park

Research output: Contribution to journalArticlepeer-review

1 Scopus citations

Abstract

In transmitting and receiving such a large amount of data, reliable data communication is crucial for normal operation of a device and to prevent abnormal operations caused by errors. Therefore, in this paper, it is assumed that an error correction code (ECC) that can detect and correct errors by itself is used in an environment where massive data is sequentially received. Because an embedded system has limited resources, such as a low-performance processor or a small memory, it requires efficient operation of applications. In this paper, we propose using an accelerated ECC-decoding technique with a graphics processing unit (GPU) built into the embedded system when receiving a large amount of data. In the matrix–vector multiplication that forms the Hamming code used as a function of the ECC operation, the matrix is expressed in compressed sparse row (CSR) format, and a sparse matrix–vector product is used. The multiplication operation is performed in the kernel of the GPU, and we also accelerate the Hamming code computation so that the ECC operation can be performed in parallel. The proposed technique is implemented with CUDA on a GPU-embedded target board, NVIDIA Jetson TX2, and compared with execution time of the CPU.

Original languageEnglish
Pages (from-to)1359-1371
Number of pages13
JournalJournal of Information Processing Systems
Volume16
Issue number6
StatePublished - 2020

Keywords

  • Embedded System
  • Error Correction Code
  • GPU-Based Acceleration
  • Hamming Code
  • Sparse Matrix–Vector Multiplication

Fingerprint

Dive into the research topics of 'PU-Based ECC Decode Unit for Efficient Massive Data Reception Acceleration'. Together they form a unique fingerprint.

Cite this